

MARCO D. SANTAMBROGIO

Curriculum Vitae et studiorum

Personal Information

Date of Birth: November 4, 1977

Brief description

Marco D. Santambrogio received his laurea (M.Sc. equivalent) degree in Computer Engineering from the Politecnico di Milano in 2004, his second M. Sc. degree in Computer Science from the University of Illinois at Chicago (UIC) in 2005 and his PhD degree in Computer Engineering from the Politecnico di Milano in 2008. He has also held visiting positions at the EECS Department of the Northwestern University (2006 and 2007) and Heinz Nixdorf Institut (2006). He has been with the Micro Architectures Laboratory at the Politecnico di Milano, where he founded the Dynamic Reconfigurability in Embedded System Design (DRESD) project in 2004. He conducts research and teaches in the areas of reconfigurable computing, hardware/software codesign, embedded systems, and high performance processors and systems. He is involved in teaching activities in Dipartimento di Elettronica e Informazione, Politecnico di Milano, since 2004, in Università degli Studi di Milano, since 2005, and in ALaRI - Advanced Learning and Research Institute, University of Lugano, since 2005.

Marco D. Santambrogio is a member of the IEEE and the IEEE Computer Society. He is guest editing a special issue for the EURASIP Journal of Embedded Systems. He has been a reviewer for IEEE Transactions on Very Large Scale Integration Systems, ACM Transaction on Reconfigurable Technology and Systems, Journal of Systems Architecture and different international conferences and he has been in the program committee of several international conferences. He served as session organizer and chair for RAW, SPL, ERSa and IEEE International Symposium on Circuits and Systems (ISCAS). Since 2001, he has been involved in several research projects in collaboration with industries such as ATMEL, Siemens Mobile and Nokia Siemens Network.

Awards

- **Best paper award:** 15th International Conference on Very Large Scale Integration, IFIP VLSI-SoC 2007 (Paper title: *ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching*)
- **Dimitri N. Chorafas PhD Thesis Award** from the Chorafas Foundation (Berne, Switzerland) for the best PhD Theses in *Systems Engineering and Information Technology*, May 2008.
Thesis title: *Hardware/Software codesign methodologies for dynamically reconfigurable systems*.
- December, 2008. He has been awarded a **Progetto Rocca Post-doc Fellowship at MIT**.

Education

- **PhD in Information Engineering** Italy
Politecnico di Milano Jan 2005 - Feb 2008
 - Thesis: "Hardware/Software codesign methodologies for dynamically reconfigurable systems"
 - Advisor: Prof. D. Sciuto
- **Qualifier exam to practice the profession of engineering** Italy
Politecnico di Milano Sep 2008
- **M. Sc. in Computer Science** United States
University of Illinois at Chicago Jan 2002 - Jun 2004
 - Thesis: "Dynamic Reconfigurability in Embedded System Design. A Model for the Dynamic Reconfiguration" Advisor: Prof. John Lillis

- **Laurea (equivalent to M. Sc.) in Computer Engineering** Italy
Politecnico di Milano Sep 1996 - Apr 2004
 – Thesis: "Dynamic Reconfigurability in Embedded System Design. A Model for the Dynamic Reconfiguration" Advisor: Prof. D. Sciuto

Academic Career

- **Research Assistant** Italy
Politecnico di Milano May 2008 - present
- **Research Assistant** Italy
Politecnico di Milano Apr 2004 - Mar 2005
- **Invited Researcher** United States
Northwestern University Spring Semester 2006 and 2007
- **Invited Researcher** Germany
Heinz Nixdorf Institut Jan 2006
- **Teaching Assistant** Italy
Politecnico di Milano 2001 - present
- **Teaching Assistant** Switzerland
Advanced Learning and Research Institute 2004 - present
- **Teaching Assistant** Italy
Università degli Studi di Milano 2005 - present
- **Theses**
 2004 - present
 - Co-advised: Undergraduate Degree (Politecnico di Milano) ≥ 97 ;
 - Graduate degree (Politecnico di Milano): ≥ 10 ; Graduate degree (UIC): ≥ 10
 - Advised: Graduate degree (UIC) ≥ 7

Research

- Methodologies for dynamic reconfiguration in embedded system. Aim of this research is the definition of methodologies and tools for implementing dynamic reconfigurable systems, through the exploration of the solution space, in order to evaluate the most effective solutions that are compatible with the design constraints.
- Methodologies for hardware/software co-design of embedded systems. Aim of this research work is the development of a methodology and a set of tools for capturing specifications of control-dominated systems, design space exploration, hardware/software partitioning, co-synthesis and co-simulation.

Membership of professional societies

- Program committee member of: IEEE Reconfigurable Architectures Workshop (RAW) 2007, 2008 and 2009, IEEE International Conference on Field Programmable Logic and Applications (FPL) 2008, IEEE Computer Society Annual Symposium on VLSI 2009, International Conference on ReConFigurable Computing and FPGAs (ReConFig) 2006 and 2008, IEEE Southern Conference on Programmable Logic (SPL) Conference 2007, IEEE Field Programmable Technology (FPT) 2007 and 2008, Engineering of Reconfigurable Systems and Algorithms (ERSA) Conference 2006, 2007, 2008 and 2009
- Session Chair for: IEEE Reconfigurable Architecture Workshop (RAW07 and RAW 2008), IEEE International Symposium on Circuits and System 2007 (ISCAS07), Engineering of Reconfigurable Systems and Algorithms Conference 2006 (ERSA06), IEEE Southern Conference on Programmable Logic Conference 2007 (SPL07), International Conference on Industrial and Information System (ICIIS07)

- IEEE member since 2005, IEEE Computer Society (CS) and IEEE Circuits and Systems Society (CAS) member since 2008

Activities in conferences/journal organization

- Guest editor for the EURASIP Journal of Embedded Systems. EURASIP JES Special Issue on *Reconfigurable computing and hardware/software codesign*;
- Special Session Organizer for: IEEE International Symposium on Circuits and System 2007 (ISCAS 07), International Conference on Very Large Scale Integration (IFIP VLSI-SoC07);
- International Coordinator and Workshop chair for the first Reconfigurable Computing Workshop during the International Conference on Industrial and Information System (ICIIS 07) conference

Publications

- Book: 1 (to be published)
- Number of papers in refereed journals and book chapters: 8
- International conferences: 55