

Muralidaran Vijayaraghavan

CONTACT INFORMATION	32 Vassar Street 32-G822, Cambridge MA 02139 Homepage: http://people.csail.mit.edu/vmurali	Mobile: +1 408 839 3356 Email: vmurali@csail.mit.edu
INTERESTS	Formal Verification, Computer Architecture, Concurrent Systems, Programming Languages, Proof Assistants	
PROGRAMMING LANGUAGES	Haskell, C, C++ <i>HDLs</i> : Verilog, System Verilog, Bluespec <i>Proof Assistants</i> : Coq	
WORK EXPERIENCE	<i>Postdoctoral Associate</i> , CSAIL, MIT, under Adam Chlipala	Current
	<i>Research Intern</i> , IBM T.J. Watson, NY, under K. Ekanadham	Summer 2010
	<i>Research Intern</i> , Intel VSSAD group, MA under J. Emer	Summers 2007, 2008
EDUCATION	Ph.D., EECS, MIT, Cambridge MA <i>Thesis</i> : Modular Verification of Hardware Systems <i>Supervisors</i> : Arvind, Adam Chlipala	GPA: 5.0/5.0 Feb 2016
	S.M., EECS, MIT, Cambridge MA	GPA: 5.0/5.0 Feb 2009
	B.Tech., CS, IIT Madras, Chennai India	GPA: 9.53/10 June 2006
SELECTED PUBLICATIONS	Choi J., Vijayaraghavan, M., Sherman B., Chlipala A., Arvind “Kami: A Platform for High-Level Parametric Hardware Specification and Its Modular Verification” <i>ICFP 2017</i>	
	Zhang S., Vijayaraghavan, M., Arvind “Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility” <i>PACT 2017</i>	
	Vijayaraghavan, M., Chlipala, A., Arvind, Dave, N. “Modular Deductive Verification of Multiprocessor Hardware Designs” <i>CAV 2015</i>	
	Yu, X., Vijayaraghavan, M., Devadas, S. “A Proof of Correctness for the Tardis Cache Coherence Protocol” <i>CoRR arXiv:1505.06459 2015</i>	
	Karczmarek, M., Arvind, Vijayaraghavan, M. “A new synthesis procedure for atomic rules containing multi-cycle function blocks” <i>MEMOCODE 2014</i>	
	Vijayaraghavan, M., Dave, N., Arvind. “Distributed Modular Hardware Compilation of Guarded Atomic Actions” <i>MEMOCODE 2013</i>	
	Khan, A., Vijayaraghavan, M., Boyd-Wickizer, S., Arvind. “Fast and cycle-accurate modeling of a multicore processor” <i>ISPASS 2012</i>	
	Khan, A., Vijayaraghavan, M., Arvind. “A general technique for deterministic model-cycle-level debugging” <i>MEMOCODE 2012</i>	
	Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J. S. “A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs” <i>TRETS (2009)</i>	
PATENT	Hardware synthesis from multicycle rules, Patent number: 8350594, Inventors: Michal Karczmarek, Arvind Mithal, Muralidaran Vijayaraghavan, Assignee: Massachusetts Institute of Technology	