

# BlueDBM Flash Board Specifications

---

Version: v0.6

Date: 2013-12-17

## Revision History

Date	Version	Revision
2013-10-07	0.1	Draft release
2013-10-29	0.2	<ul style="list-style-type: none"><li>- Updated Q&amp;A</li><li>- MLC NAND changed to Micron L47A: MT29F256G08CMCABH2-10Z. ClearNAND will not be used.</li><li>- Board configuration and quantity changed based on cost</li><li>- FMC pins modified based on CC pin affinity; I2C signals added</li><li>- Top level diagram clock wiring, NAND, clock generator updated; BE signals removed</li><li>- Clock XO specs added (Si570)</li></ul>
2013-11-11	0.3	<ul style="list-style-type: none"><li>- Architecture change: Use CPLD per bus</li><li>- FMC pins reassigned</li><li>- LED specs added</li><li>- Power estimation table</li></ul>
2013-11-25	0.4	<ul style="list-style-type: none"><li>- <b>Major</b> architectural changes: Artix-7, serial links, bus</li><li>- FPGA and FMC pin assignments</li></ul>
2013-12-09	0.5	<ul style="list-style-type: none"><li>- Power estimation table updated; Artix-7 power estimation doc</li><li>- Created configuration pin assignments for Artix-7</li><li>- Note about SATA trace matching</li><li>- Removed debug port requirement (can use FPGA to debug)</li><li>- More LEDs to indicate Artix-7 programming status</li></ul>
2013-12-17	0.6	<ul style="list-style-type: none"><li>- Updated clock architecture/parts and diagram to use a quad output clock generator</li><li>- LED functions defined</li><li>- Fixed error in FMC GTX pin assignment</li></ul>

## TABLE OF CONTENTS

---

Glossary.....	3
List of Components and Specifications .....	4
1. Overview.....	5
2. Flash PCB Board .....	6
3. Block Diagram .....	6
4. Flash Chips.....	7
5. FPGA Board .....	11
6. FMC Connector and Pin Layout .....	11
7. Secondary Flash Board FPGA.....	11
8. Debug Ports and LED .....	12
9. Clocks.....	13
10. SATA Ports .....	14
11. Power .....	15
12. Physical Dimensions .....	15

## GLOSSARY

---

<b>FMC:</b>	FPGA Mezzanine Card. An ANSI/VITA standard defining I/O mezzanine modules with connection to an FPGA
<b>HPC FMC:</b>	High Pin Count FMC connector. A type of FMC connector with the full set of pins
<b>LPC FMC:</b>	Low Pin Count FMC connector. A type of FMC connector with partially populated pins
<b>MLC NAND:</b>	Multi-Level Cell NAND chips. Flash chips that use multiple levels per cell to store more bits using the same number of transistors; Lower cost and higher density compared to SLC but has greater bit errors, worse endurance and higher latency.
<b>SLC:</b>	Single Level Cell NAND chips. Flash chips that store one bit of data in each cell; Faster, higher endurance and lower latency, but more expensive and less dense than MLC.
<b>ONFI:</b>	Open NAND Flash Interface. A standard interface to NAND flash chips.

## LIST OF COMPONENTS AND SPECIFICATIONS

Component	Part #	Links to Specifications
FPGA board	Xilinx VC707 Dev Board	<a href="#">Attachment 3: Xilinx VC707 user guide</a>
SLC NAND	Micron SLC M73A MT29F256G08AUCABH3-10 (ITZ)	<a href="#">Attachment 1: SLC NAND specs</a>
MLC NAND	Micron MLC L74A MT29F256G08CMCABH2-10Z	<a href="#">Attachment 2: MLC NAND specs</a>
Secondary Onboard FPGA	Xilinx Artix-7 XC7A200T-2FBG676C	<a href="#">Table 4: Secondary FPGA specifications</a>
FMC Connector		<a href="#">Attachment 4: FMC specs</a>
LED	Everlight Green LED 19-213/Y2C-AP1Q2B/3T	<a href="#">Attachment 5: LED specifications</a>
Programmable Clock Generator	SiLabs Si5338	<a href="#">Link</a>

## 1. OVERVIEW

The BlueDBM flash board is an FPGA mezzanine board composed of an array of raw NAND flash chips arranged in buses. The NANDs are centrally controlled by an FPGA on the flash board, and exposes high speed serial links via an FMC connector to a carrier FPGA board. In addition, the flash board will have SATA ports that break out the high speed serial connections of both the carrier FPGA board and the on-board FPGA chip for inter-FPGA communication. Two of such flash boards will be attached to a single carrier FPGA board (Figure 1).




Figure 1: BlueDBM flash boards attached to the FPGA board

## 2. FLASH PCB BOARD

A single flash PCB board will be built to support both SLC and MLC NANDs. The specifications of the boards are listed in Table 1. Note that the *PCB will be designed for 4 busses and 4 chips per bus*. These 16 slots will be populated with NAND as budget allows.

Table 1: Board specifications

Number of Boards	35
Busses	4
Max Supported Chips Per Bus	4
Serial Link Type	SATA
Power Supply	External DC Adapter

## 3. BLOCK DIAGRAM

A top level diagram of the flash board is shown in Figure 2, showing the connections between key components. All buses are centrally controlled by an Artix-7 Xilinx FPGA on the flash board. The Artix-7 communicates with the primary FPGA host board via high speed serial links over the FMC. Figure 3 shows detailed connections for one NAND chip (Right click -> Visio object -> open to view a bigger version). Remaining serial links on the FMC are ported out to SATA ports for inter-node communication. Remaining serial links on the Artix-7 are also ported out to SATA ports for additional bandwidth.






Figure 2: Top level block diagram



---

7

<b>Pin Count</b>	100-ball	
<b>Read Latency</b>	32us	75us
<b>Clock Rate</b>	10ns DDR	
<b>Throughput Per Pin</b>	200MT/s	
<b>I/O Command</b>	ONFI NAND Flash Protocol	ONFI NAND Flash Protocol
<b>P/E Cycles</b>	60000	3000
<b>Specifications</b> (double click to open)	 <p>Attachment 1: SLC NAND specs</p>	 <p>Attachment 2: MLC NAND specs</p>
<b>Max DQS-DQ Skew</b>	0.85ns	

The pin layout and I/O of the SLC and MLC chips are shown in Figure 4 and Figure 5 respectively. Note that the pin locations are identical in both.






Figure 4: Pin layout and I/O of SLC chip (MT29F256G08AUCABH3-10 (ITZ))




Figure 5: Pin layout and I/O of MLC (MT29F256G08CMCABH2-10Z)

NAND chips will be populated on the PCB as budget allows. The desired configuration is shown in Table 3.

Table 3: NAND chip layout, cost and capacity

	SLC Board	MLC Board
Number of Boards	8 + 1 spare	24 + 2 spares
Busses	4	
Chips Per Bus	2	4
Chip Capacity	32GB	
Total Capacity Per Board	256GB	512GB
Total Number of Flash Chips	72	416
Cost Per Chip	\$167.20	\$34
Total Chip Cost	\$12,038.40	\$14,144.00

TODO: SLC board, budget for 4 chips per bus? Or 2 chips?

## 5. FPGA BOARD

---

The Xilinx VC707 development board will be used. The board features a Virtex-7 XC7VX485T-2FFG1761C FPGA chip with 2 **partially populated** FMC HPC connectors. Specifications for the board can be found below.

VC707 Evaluation  
Board for the  
Virtex-7 FPGA  
User Guide

MM070 v2 August 16, 2011

XILINX

[Attachment 3: Xilinx VC707 user guide](#)

## 6. FMC CONNECTOR AND PIN LAYOUT

---

The flash board connects to the VC707 FPGA board via the High Pin Count FPGA Mezzanine Card (HPC FMC) interface. This is an ANSI standard. The specifications are attached below.

ANSI-86.1

Signal	Pin	Signal	Pin
...	...	...	...

Table 10. Recommended\_CPL signal connections to CPL pins

Page 10

[Attachment 4: FMC specs](#)

Each FMC interface on the VC707 has 8 high speed serial transceivers (MGT GTX). 4 of these transceivers will be used to communicate with the NAND chips by way of the secondary Artix-7 FPGA. The remaining 4 transceivers will be ported out to SATA ports for inter-node communication. In addition, the FMC port will provide the capability to program and reset the secondary Artix-7 FPGA

The pin assignment for the connector is sent in a separate Excel file:

*BlueDBM\_FMC\_pins\_vx.xls*

## 7. SECONDARY FLASH BOARD FPGA

---

A second FPGA will be placed on the flash board. This FPGA will be programmed as a flash controller to control the operation of all NAND buses. It communicates with the primary FPGA on the VC707 using 4 high speed serial links through the FMC. Remaining 4 serial links will be ported out to SATA ports for additional reserve bandwidth.

**Table 4: Secondary FPGA specifications**

<b>Description</b>	Xilinx Artix 7
<b>Part #</b>	<a href="#">XC7A200T-2FBG676C</a>
<b>I/O Pins</b>	400
<b>GTPs (Serial)</b>	8 ports; 6.6Gb/s each
<b>Logic Cells</b>	215K
<b>Package</b>	FBG676
<b>Specifications</b>	Overview: <a href="#">DS180</a> Pins: <a href="#">UG475</a> Transceivers: <a href="#">UG476</a> Configuration: <a href="#">UG470</a> Others: <a href="#">Xilinx Website</a>
<b>Cost</b>	\$250

User I/O pin assignment for the FPGA is sent in a separate Excel file. Note that the assignment of the voltage pins, ground pins and configuration pins (Section 7.1) are not included.

Organized by FPGA pin: [Bluedbm\\_Artix7\\_pins\\_by\\_pin\\_vx.xls](#)

Organized by HDL port: [Bluedbm\\_Artix7\\_pins\\_by\\_port\\_vx.xls](#)

## 7.1 FPGA Configuration

The secondary FPGA will be programmed using the same JTAG chain as the VC707. JTAG signals will be routed through the FMC. Please refer to the 7-Series Configuration User Guide (UG470 in Table 4) for more information.

Pin assignment for the Artix-7 configuration pins is found separately in:

[Bluedbm\\_Artix7\\_Configuration\\_pins\\_vx.xls](#)

## 8. LEDs

Each flash chip will have green LEDs associated with each chip enable (CE#) to indicate when flash chips are being accessed. In addition, LEDs will be used to indicate the programming status of the on-board Artix-7 FPGA (as indicated in the pin assignment)

The table below lists the functions of the LEDs on the board

**Table 5: LED Functions**

Function	Quantity	Description
NAND CE# Indicator	16	LED on when CE is high (chip deselected), and off when CE is low (chip selected)
Power Supply OK	1	LED on when board is powered on
Artix-7 DONE_0	1	LED on when configuration of the FPGA is done. Output from FPGA,

---


Table 6: Programmable Clock Generator Specifications

<b>Description</b>	Silicon Labs I2C Programmable Quad Clock Generator
<b>Part #</b>	Si5338
<b>Input Reference Frequency (LVDS)</b>	5 to 200MHz
<b>Output Frequency (LVDS)</b>	0.16 to 710MHz
<b>Operating Voltage</b>	1.5, 1.8, 2.5 or 3.3V
<b>Interface</b>	I2C
<b>Specifications</b>	<a href="http://www.silabs.com/Support%20Documents/TechnicalDocs/Si5338.pdf">http://www.silabs.com/Support%20Documents/TechnicalDocs/Si5338.pdf</a>

## 10. SATA PORTS

There will be two separate sets of 4 SATA ports on the flash board, with one set originating from the FMC and the other set from the Artix-7 FPGA. Note that the traces from the FPGA/FMC to the SATA ports should be matched since several SATA ports may be used in aggregate as a one synchronous channel.

The porting out of the FMC GTXs to SATA ports is very similar to the design of the Xilinx XM104 Card. The manual for the XM104 is attached below.



Attachment 6: Xilinx XM104 card specs and schematic

The schematic of the XM104 is also available online at [http://www.xilinx.com/support/documentation/boards\\_and\\_kits/xtp080.pdf](http://www.xilinx.com/support/documentation/boards_and_kits/xtp080.pdf)

SATA ports will be connected using **crossover SATA cables** such that the RX and TX pins match correctly. These cables are not very common but are being sold commercially (<http://www.sierra-cables.com/Cables/Copper/SATA.aspx>).

## 11. POWER

---

The flash board will be powered using an external adapter AC-DC adapter. An estimated power breakdown of each of the components is shown below. More detailed power estimation of the Artix-7 FPGA can be found in the document:

[Artix-7 power estimation 7 Series XPE 2013 3.xls](#)

**Table 7: Power consumption breakdown**

Component	Quantity	Voltage and Current	Power
NAND	16 Chips, 8 LUNs/Chip(SLC)	3.3V / 1.8V IO 50mA per LUN @ 3.3V	<b>21.12W</b>
Clock Generator	1	70mA @ 1.8V	<b>0.126W</b>
LEDs	20	20mA @ 1.8V	<b>0.72W</b>
Artix-7 FPGA	1	3.559A @ 1.0V 1.424A @ 1.8V 0.402A @ 1.2V	<b>6.605W</b>
<b>Total</b>			<b>28.57W</b>

## 12. PHYSICAL DIMENSIONS

---

Boards will be approximately 60mm wide (constrained by FMC port) and ?? mm long.