DAGguise: Mitigating Memory Controller Side Channels

Peter W. Deutsch*, Yuheng Yang*, Thomas Bourgeat, Jules Drean, Joel Emer, Mengjia Yan



1. SUMMARY

Problem: Contention in the memory controller can cause information leakage from a victim to an attacker

Our Solution: Shape the victim's memory traffic into a secretindependent pattern represented by an *rDAG*



Evaluation: Compared to the state-of-the-art, DAGguise achieves better security, performance, and has a lower profiling cost

Previous Solutions



2. PROBLEM

Memory Controller Side Channel

Victim's and attacker's memory requests contend with each other



Attack Example

Attacker can use its own memory delays to reveal a boolean secret



3. PREVIOUS SOLUTIONS



Generalization: Can be extended to other scheduler-based side channels, ex:

- **SMT** Port Contention \bullet
- Network on Chip Contention ۲

4. OUR SOLUTION: DAGguise

DAGguise:

Shape memory requests to a secret-independent Directed Acyclic Request Graph (rDAG)



Static Partitioning (e.g. Fixed Service):

Time slots are divided amongst CPUs/security domains in a round robin, no skip fashion



Traffic Shaping (e.g. Camouflage):

Shape memory requests to a secret-independent timing distribution



5. SECURITY

Simple Shaping Example

Indistinguishability Property

rDAG

Shaper

victim's request pattern

Victim's Request

Attacker's Request

- Different victim request patterns are shaped to the same defense rDAG
- The shaper output is always the same, no matter the secret

Original rDAG

Original Requests

Victim's Response

Attacker's Response

✓ Security

- Shaping to a secret-independent defense rDAG makes victim request patterns *indistinguishable*
- Defense rDAGs are public and are the only thing an attacker can recover

✓ Performance

Allows for dynamic sharing of memory resources in the memory controller

✓ Profiling Cost

Does not require knowledge of co-located applications



Attacker's response is independent from the



(b) Shaping Victim's Request Patterns to the Same rDAG

100

Formalize Using State Transitions



Timing Dependency

Verification with Rosette

- First k cycles: symbolic execution
- Arbitrary cycles: k-induction

6. PERFORMANCE

Example: rDAG Adaptivity

- Shaper output can adapt to observed contention
- This allows for better bandwidth utilization

Defense rDAG 325 (a) Victim's Shaped Request Pattern

7. PROFILING

Goal: A defense rDAG should closely encapsulate the memory requirements of the victim

Low Profiling Cost

- Victim is profiled alone (since rDAGs can adapt to contention from co-running applications!)
- Reduce search space by finding parameters for an rDAG template

Memory

Controller

8. GENERALIZATION

Scheduler-based Side Channels:

- Requests from different security domains enter a scheduler to access shared resources
- Shape the request pattern before entering the scheduler

Examples

Request Vertex

with Bank ID k

Timing Dependency with Latency *x*

(k



J	L
Ť	ſ
Phase 1	Phase 2
(c) Memory Controller Contention	

Evaluation

- Setup:
 - gem5 Out-of-Order CPU & DRAMSim2
 - 32KB L1i/d, 256kB L2, 1MB/core L3
 - Unprotected SPEC benchmark(s) co-running alongside DAGguise/Fixed Service protected application(s)
- 12% Speedup on 8-CPU System compared to Fixed Service



Number of parallel sequences 2 Parameters: Timing dependency latencies







Example to Find Ideal Defense rDAGs



SMT Contention



