Clock Timing on a Synchronous Bus

CLK

Signal

sample edge (clock into register)

assertion edge (enable/disable driver)

Clocking scheme uses two edges to time the transmission

and reception of each signal independently.

Settling time

Deskew time

Previous slide

Next slide

Back to first slide

View graphic version